

VNQ5E160AK-E

Quad channel high side driver with analog current sense for automotive applications

Features

Max supply voltage	V _{CC}	41V
Operating voltage range	V_{CC}	4.5 to 28 V
Max on-state resistance (per ch.)	R _{ON}	160 mΩ
Current limitation (typ)	I _{LIMH}	10 A
Off state supply current	I _S	2 μA ⁽¹⁾

- 1. Typical value with all loads connected.
- General
 - Inrush current active management by power limitation
 - Very low stand-by current
 - 3.0 V CMOS compatible inputs
 - Optimized electromagnetic emissions
 - Very low electromagnetic susceptibility
 - In compliance with the 2002/95/EC european directive
 - Very low current sense leakage
- Diagnostic functions
 - Proportional load current sense
 - High current sense precision for wide currents range
 - Current sense disable
 - Off state openload detection
 - Output short to Vcc detection
 - Thermal shutdown indication
 - Overload and short to ground (power limitation) indication

Protections

- Undervoltage shutdown
- Overvoltage clamp
- Load current limitation
- Self limiting of fast thermal transients
- Protection against loss of ground and loss of V_{CC}
- Over-temperature shutdown with autorestart (thermal shutdown)
- Reverse battery protected (see Figure 32)



- Electrostatic discharge protection

Application

- All types of resistive, inductive and capacitive loads
- Suitable as LED driver

Description

The VNQ5E160AK-E is a double channel highside driver manufactured in the ST proprietary VIPower M0-5 technology and housed in the tiny PowerSSO-24 package. The VNQ5E160AK-E is designed to drive 12V automotive grounded loads delivering protection, diagnostics and easy 3V and 5V CMOS compatible interface with any microcontroller.

The device integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, over-temperature shut-off with auto-restart and over-voltage active clamp. A dedicated analog current sense pin is associated with every output channel in order to provide Ehnanced diagnostic functions including fast detection of overload and short-circuit to ground through power limitation indication, over-temperature indication, short-circuit to Vcc diagnosis and on & off state open load detection.

The current sensing and diagnostic feedback of the whole device can be disabled by pulling the CS_DIS pin high to allow sharing of the external sense resistor with other similar devices. Contents VNQ5E160AK-E

Contents

1	Bloc	k diagram and pin configuration5
2	Elec	trical specifications 7
	2.1	Absolute maximum ratings
	2.2	Thermal data 8
	2.3	Electrical characteristics
	2.4	Waveforms
	2.5	Electrical characteristics curves
3	Арр	lication information
	3.1	GND protection network against reverse battery
		3.1.1 Solution 1 : resistor in the ground line (RGND only)
		3.1.2 Solution 2 : diode (DGND) in the ground line
	3.2	Load dump protection
	3.3	MCU I/Os protection
	3.4	Current sense and diagnostic
		3.4.1 Short to VCC and off state open load detection
	3.5	Maximum demagnetization energy (VCC = 13.5V) 28
4	Pacl	kage and PC board thermal data
	4.1	PowerSSO-24 thermal data
5	Pacl	kage and packing information
	5.1	ECOPACK [®] 32
	5.2	PowerSSO-24 mechanical data 32
	5.3	Packing information
6	Orde	er codes
7	Revi	sion history

VNQ5E160AK-E List of tables

List of tables

Table 1.	Pin functions	5
Table 2.	Suggested connections for unused and not connected pins	6
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data	8
Table 5.	Power section	9
Table 6.	Switching (VCC = 13V; Tj = 25°C)	9
Table 7.	Logic Inputs	. 10
Table 8.	Protections and diagnostics	. 10
Table 9.	Current sense (8V <v<sub>CC<18V)</v<sub>	. 11
Table 10.	Openload detection (8V <v<sub>CC<18V)</v<sub>	. 12
Table 11.	Truth table	. 16
Table 12.	Electrical transient requirements (part 1)	. 17
Table 13.	Electrical transient requirements (part 2)	. 17
Table 14.	Electrical transient requirements (part 3)	. 17
Table 15.	Thermal parameters	. 31
Table 16.	PowerSSO-24 mechanical data	. 33
Table 17.	Device summary	. 35
Table 18.	Document revision history	. 36

List of figures VNQ5E160AK-E

List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	
Figure 4.	Current sense delay characteristics	13
Figure 5.	Openload off-state delay timing	13
Figure 6.	Switching characteristics	13
Figure 7.	Delay response time between rising edge of ouput current and rising edge of current s	
	(CS enabled)	14
Figure 8.	Output voltage drop limitation	
Figure 9.	lout/ Isense vs. lout	
Figure 10.	Maximum current sense ratio drift vs load current	15
Figure 11.	Normal operation	
Figure 12.	Overload or short to GND	18
Figure 13.	Intermittent overload	
Figure 14.	Off-state open load with external circuitry	
Figure 15.	Short to V _{CC}	
Figure 16.	T _J evolution in overload or short to GND	20
Figure 17.	Off state output current	
Figure 18.	High level input current	
Figure 19.	Input clamp voltage	
Figure 20.	Input low level voltage	21
Figure 21.	Input high level voltage	
Figure 22.	Input hysteresis voltage	
Figure 23.	On state resistance vs. T _{case}	22
Figure 24.	On state resistance vs. V _{CC}	22
Figure 25.	Undervoltage shutdown	22
Figure 26.	Turn-on voltage slope	
Figure 27.	I _{LIMH} vs. T _{case}	
Figure 28.	Turn-off voltage slope	
Figure 29.	CS_DIS high level voltage	
Figure 30.	CS_DIS clamp voltage	
Figure 31.	CS_DIS low level voltage	
Figure 32.	Application schematic	
Figure 33.	Current sense and diagnostic	
Figure 34.	Maximum turn-off current versus inductance (for each channel)	
Figure 35.	PowerSSO-24 PC board	
Figure 36.	Rthj-amb vs. PCB copper area in open box free air condition (one channel ON)	
Figure 37.	PowerSSO-24 thermal impedance junction ambient single pulse (one channel ON)	
Figure 38.	Thermal fitting model of a double channel hsd in PowerSSO-24	
Figure 39.	PowerSSO-24 package dimensions	
Figure 40.	PowerSSO-24 tube shipment (no suffix)	
Figure 41.	PowerSSO-24 tape and reel shipment (suffix "TR")	34

1 Block diagram and pin configuration

Figure 1. Block diagram




Table 1. Pin functions

Name	Function
V _{CC}	Battery connection
OUTPUT _n	Power output
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network
INPUT _n	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state
CURRENT SENSE _n	Analog current sense pin, delivers a current proportional to the load current
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin


V_{CC}
GND
INPUT1
CURRENT SENSE1
INPUT2
CURRENT SENSE2
INPUT3
CURRENT SENSE3
INPUT4
CURRENT SENSE4
COUTPUT4
CS_DIS.
TAB = V_{CC}

Figure 2. Configuration diagram (top view)

Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current Sense	N.C.	Output	Input	CS_DIS
Floating	Not allowed	Х	Х	Χ	Х
To ground	Through 1 kΩ resistor	х	Not allowed	Through 10 kΩ resistor	Through 10 kΩ resistor

2 Electrical specifications



IGND

Figure 3. Current and voltage conventions

Note:

 $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
-V _{CC}	Reverse DC supply voltage	0.3	٧
-I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	Α
-l _{OUT}	Reverse DC output current	6	Α
I _{IN}	DC input current	-1 to 10	mA
I _{CSD}	DC current sense disable input current	-1 to 10	mA
-I _{CSENSE}	DC reverse CS pin current	200	mA
V _{CSENSE}	Current sense maximum voltage	V _{CC} -41 +V _{CC}	V V
E _{MAX}	Maximum switching energy (single pulse) (L= 12 mH; R_L =0 Ω ; V_{bat} =13.5V; T_{jstart} =150 o C; I_{OUT} = I_{limL} (<i>Typ.</i>))	34	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge (human body model: R= 1.5 KΩ; C= 100 pF)		
	- Input	4000	V
V_{ESD}	- Current sense	2000	V
	- CS_DIS	4000	V
	- Output	5000	V
	- V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	٧
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
R _{thj-case}	Thermal resistance junction-case (max) (with one channel ON)	8	°C/W
R _{thj-amb}	Thermal resistance junction-ambient (max)	See <i>Figure 36</i> . in the thermal section	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8V<V $_{CC}$ <28V, -40°C< T_j <150°C, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	V
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		V
		I _{OUT} = 1A; T _j = 25°C			160	
R _{ON}	On state resistance (2)	I _{OUT} = 1A; T _j = 150°C			320	mΩ
		I _{OUT} = 1A; V _{CC} = 5V; T _j = 25°C			210	
V _{clamp}	Clamp voltage	I _S = 20 mA	41	46	52	V
	Cupply gurrent	Off State; V_{CC} = 13 V; T_j = 25°C; V_{IN} = V_{OUT} = V_{SENSE} = V_{CSD} = 0 V		2 (1)	5 ⁽¹⁾	μΑ
I _S	Supply current	On State; V _{CC} = 13V; V _{IN} = 5 V; I _{OUT} = 0A		8	14	mA
	Off state output current (2)	$V_{IN} = V_{OUT} = 0 \text{ V; } V_{CC} = 13 \text{ V;}$ $T_{j} = 25^{\circ}\text{C}$	0	0.01	3	
I _{L(off1)}	Off state output current (-)	$V_{IN} = V_{OUT} = 0 \text{ V; } V_{CC} = 13 \text{ V;}$ $T_{j} = 125 \text{ °C}$	0		5	μΑ
V _F	Output - V _{CC} diode voltage ⁽²⁾	-l _{OUT} =1A; T _j =150°C			0.7	V

^{1.} PowerMOS leakage included.

Table 6. Switching ($V_{CC} = 13V$; $T_j = 25^{\circ}C$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	R_L = 13 Ω (see <i>Figure 6</i> .)		20		μs
t _{d(off)}	Turn-off delay time	R_L = 13 Ω (see <i>Figure 6</i> .)		10		μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	R _L = 13 Ω		See Figure 26.		V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	R _L = 13 Ω		See Figure 28.		V/µs
W _{ON}	Switching energy losses during t _{won}	R_L = 13 Ω (see <i>Figure 6</i> .)		0.05		mJ
W _{OFF}	Switching energy losses during twoff	R_L = 13 Ω (see <i>Figure 6</i> .)		0.03		mJ

5/

^{2.} For each channel.

Table 7. Logic Inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9V	1			μΑ
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1V			10	μΑ
V _{I(hyst)}	Input hysteresis voltage		0.25			V
V	Input clamp voltage	I _{IN} = 1mA	5.5		7	V
V _{ICL}	input clamp voltage	I _{IN} = -1mA		-0.7		
V _{CSDL}	CS_DIS low level voltage				0.9	V
I _{CSDL}	Low level CS_DIS current	V _{CSD} = 0.9V	1			μΑ
V _{CSDH}	CS_DIS high level voltage		2.1			V
I _{CSDH}	High level CS_DIS current	V _{CSD} = 2.1V			10	μΑ
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25			V
V	CS DIS clamp voltage	I _{CSD} = 1mA	5.5		7	V
V _{CSCL}	CS_DIS clamp voltage	I _{CSD} = -1mA		-0.7		

Table 8. Protections and diagnostics (1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limH}	DC short circuit current	V _{CC} = 13V 5V <v<sub>CC<28V</v<sub>	7	10	14 14	A A
I _{limL}	Short circuit current during thermal cycling	V_{CC} = 13V; $T_R < T_j < T_{TSD}$		2.5		Α
T _{TSD}	Shutdown temperature		150	175	200	°C
T_{R}	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of STATUS		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} = 1A; V _{IN} = 0; L= 20mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	V
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.03A; T _j = -40°C150°C (see <i>Figure 8</i> .)		25		mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Current sense (8V<V_{CC}<18V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K ₀	lout/I _{SENSE}	I _{OUT} = 0.025 A; V _{SENSE} = 0.5 V; V _{CSD} = 0 V; T _j = -40°C150°C	330	600	870	
K ₁	lout ^{/l} sense	$I_{OUT} = 0.35A;$ $V_{SENSE} = 0.5 \text{ V; } V_{CSD} = 0 \text{ V;}$ $T_{j} = -40^{\circ}\text{C}150^{\circ}\text{C}$ $T_{j} = 25^{\circ}\text{C}150^{\circ}\text{C}$		475 475	600 555	
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	Current sense ratio drift I_{OUT} = 0.35 A; V_{SENSE} = 0.5 V; V_{CSD} = 0 V; T_i = -40°C150°C			12	%
К ₂	lout/lsense	$I_{OUT} = 0.5A;$ $V_{SENSE} = 4V; V_{CSD} = 0 V;$ $T_{j} = -40^{\circ}C150^{\circ}C$ $T_{i} = 25^{\circ}C150^{\circ}C$		470 470	565 525	
dK ₂ /K ₂ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 0.5 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _j = -40°C150°C	- 8		8	%
К ₃	lout ^{/l} sense	I _{OUT} = 1.5 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _j = -40°C150°C T _j = 25°C150°C	425 435	465 465	505 495	
dK ₃ /K ₃ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 1.5 A; V _{SENSE} = 4 V; V _{CSD} = 0 V; T _j = -40°C150°C	- 6		6	%
		I _{OUT} = 0 A; V _{SENSE} = 0 V; V _{CSD} = 5 V; V _{IN} = 0 V; T _j = -40°C150°C	0		1	
I _{SENSE0}	Analog sense leakage current	I _{OUT} = 0 A; V _{SENSE} = 0 V; V _{CSD} = 0 V; V _{IN} = 5 V; T _j = -40°C150°C	0		2	μΑ
		I_{OUT} = 1A; V_{SENSE} = 0V; V_{CSD} = 5V; V_{IN} = 5V; T_j = -40°C150°C	0		1	
l _{OL}	Openload on state current detection threshold	V _{IN} = 5V, I _{SENSE} = 5 μA	1		5	mA
V _{SENSE}	Max analog sense output voltage	I _{OUT} = 1.5 A; V _{CSD} = 0 V	5			٧
V _{SENSEH}	Analog sense output voltage in fault condition ⁽²⁾	V_{CC} = 13 V; R _{SENSE} = 3.9 KΩ;		8		V

11/37

Table 9. Current sense (8V<V_{CC}<18V) (continued)

Symbol	Parameter	Parameter Test conditions		Тур.	Max.	Unit
I _{SENSEH} ⁽²⁾	Analog sense output current in fault condition ⁽²⁾	V _{CC} = 13V; V _{SENSE} = 5 V;		9		mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} <4V, 0.025A <lout<1.5a I_{SENSE}=90% of I_{SENSEMAX} (see <i>Figure 4</i>)</lout<1.5a 		40	100	μs
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} <4V, 0.025A <lout<1.5a I_{SENSE}=10% of I_{SENSEMAX} (see <i>Figure 4</i>)</lout<1.5a 		5	20	μs
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	V _{SENSE} <4V, 0.025A <lout<1.5a I_{SENSE}=90% of I_{SENSEMAX} (see <i>Figure 4</i>.)</lout<1.5a 		120	300	μs
Δt _{DSENSE2H}	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4V, I _{SENSE} = 90% of I _{SENSEMAX} , I _{OUT} = 90% of I _{OUTMAX} I _{OUTMAX} =1.5A (see <i>Figure 7</i>)			110	μs
t _{DSENSE2L}	Delay response time from falling edge of INPUT pin	V _{SENSE} <4V, 0.025A <lout<1.5a I_{SENSE}=10% of I_{SENSEMAX} (see <i>Figure 4</i>.)</lout<1.5a 		80	250	μs

^{1.} Parameter guaranteed by design; it is not tested

Table 10. Openload detection (8V<V_{CC}<18V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OL}	Openload off state voltage detection threshold		2		4	V
t _{DSTKON}	Output short circuit to V _{CC} detection delay at turn off	See Figure 5.	180		1200	μs
I _{L(off2)r}	Off state output current at V _{OUT} = 4V	V _{IN} = 0 V; V _{SENSE} = 0 V V _{OUT} rising from 0 V to 4 V	-120		0	μΑ
I _{L(off2)f}	Off state output current at V _{OUT} = 2V	V _{IN} = 0 V; V _{SENSE} = V _{SENSEH} V _{OUT} falling from V _{CC} to 2V	-50		90	μΑ
td_vol	Delay response from output rising edge to V _{SENSE} rising edge in openload	V _{OUT} = 4 V; V _{IN} = 0 V V _{SENSE} = 90% of V _{SENSEH}			20	μs

^{2.} Fault condition includes: power limitation, overtemperature and open load off state detection.

Figure 4. Current sense delay characteristics




Figure 5. Openload off-state delay timing





Figure 6. Switching characteristics









Figure 7. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)










Figure 10. Maximum current sense ratio drift vs load current

Note: Parameter guaranteed by design; it is not tested.

Table 11. Truth table

Conditions	Input	Output	Sense (V _{CSD} =0V) ⁽¹⁾
Normal operation	L H	L H	0 Nominal
Overtemperature	L H	L L	0 V _{SENSEH}
Undervoltage	L H	L L	0
Overload	н	X (no power limitation) Cycling (power limitation)	Nominal V _{SENSEH}
Short circuit to GND (power limitation)	L H	L L	0 V _{SENSEH}
Open load off state (with external pull up)	L	Н	V _{SENSEH}
Short circuit to V _{CC} (external pull up disconnected)	L H	н н	V _{SENSEH} < Nominal
Negative output voltage clamp	L	L	0

If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 12.	Electrical transient requirements	(part	1)
IUDIC IE.	Licotifoai transferit regamentes	(Pait	• ,

ISO 7637-2: 2004(E)	Test le	evels ⁽¹⁾	Number of pulses or	•	cle/pulse ion time	Delays and Impedance
Test pulse	III	IV	test times	Min.	Max.	impedance
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω
4	-6V	-7V	1 pulse			100ms, 0.01Ω
5b ⁽²⁾	+65V	+87V	1 pulse			400ms, 2Ω

^{1.} The above test levels must be considered referred to V_{CC} = 13.5V except for pulse 5b.

Table 13. Electrical transient requirements (part 2)

ISO 7637-2:	Test level	results
2004E Test pulse	III	VI
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽¹⁾	С	С

^{1.} Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 14. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device performed as designed after exposure to disturbance.
	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

2.4 Waveforms

Figure 11. Normal operation





Figure 12. Overload or short to GND






Figure 13. Intermittent overload






Figure 15. Short to V_{CC}






Figure 16. T_J evolution in overload or short to GND



2.5 Electrical characteristics curves

Figure 17. Off state output current

Figure 18. High level input current







Figure 19. Input clamp voltage

Figure 20. Input low level voltage







Figure 21. Input high level voltage

Figure 22. Input hysteresis voltage







Figure 23. On state resistance vs. T_{case}

Figure 24. On state resistance vs. V_{CC}







Figure 25. Undervoltage shutdown

Figure 26. Turn-on voltage slope







Figure 27. I_{LIMH} vs. T_{case}

Figure 28. Turn-off voltage slope







Figure 29. CS_DIS high level voltage

Figure 30. CS_DIS clamp voltage







Figure 31. CS_DIS low level voltage



3 Application information

Figure 32. **Application schematic** +5V V_{CC} CS_DIS D_{ld} MCU **INPUT** OUTPUT CURRENT SENSE GND R_{SENSE} R_{GND} D_GND V_{GND} C_{EXT}

Note:

Channel 2, 3, 4 have the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

3.1.1 Solution 1 : resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the $\ensuremath{\mathsf{R}_{\mathsf{GND}}}$ resistor.

- 1. $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where -I_{GND} is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_{GND} (when V_{CC} <0: during reverse battery situations) is:

Equation 1

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are on in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize *Section 3.1.2: Solution 2 : diode (DGND) in the ground line*.

3.1.2 Solution 2 : diode (D_{GND}) in the ground line

A resistor (R_{GND} =1k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≈600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{ld} is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μ C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μ C I/Os:

Equation 2

Calculation example:

For $V_{CCpeak} = -100V$ and $I_{latchup} \ge 20mA$; $V_{OH\mu C} \ge 4.5V$

 $5k\Omega \le R_{prot} \le 180k\Omega$


Recommended values: $R_{prot} = 10k\Omega$, $C_{EXT} = 10nF$.

3.4 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a know ratio K_X.
 The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE}. Linearity between I_{OUT} and V_{SENSE} is ensured up to 5V minimum (see parameter V_{SENSE} in Table 9: Current sense (8V<V_{CC}<18V)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics Table 9: Current sense (8V<V_{CC}<18V)).</p>
- Diagnostic flag in fault conditions, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to *Truth table*):
 - Power limitation activation
 - Over-temperature
 - Short to V_{CC} in off state
 - Open load in off state with additional external components.

A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.



3.4.1 Short to V_{CC} and off state open load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off state. Small or no current is delivered by the current sense during the on state depending on the nature of the short circuit.

Off state open load with external circuitry

Detection of an open load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable V_{PU} to be switched off during the module stand-by mode in order to avoid the overall stand-by current consumption to increase in normal conditions, i.e. when load is connected.

An external pull down resistor R_{PD} connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off state (see *Figure 33: Current sense and diagnostic*).

 R_{PD} must be selected in order to ensure $V_{OUT} < V_{OLmin}$ unless pulled up by the external circuitry:

Equation 3

$$V_{OUT} \Big|_{Pull-up\ OFF} = R_{PD} \cdot I_{L(off\,2)f} < V_{OL\,\mathrm{min}} = 2V$$

 $R_{PD} \le 22 \text{ K}\Omega$ is recommended.

For proper open load detection in off state, the external pull-up resistor must be selected according to the following formula:

Equation 4


$$V_{OUT}\big|_{Pull-up_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off\ 2)r}}{R_{PU} + R_{PD}} > V_{OL\,\text{max}} = 4V$$

For the values of V_{OLmin} , V_{OLmax} , $I_{L(off2)r}$ and $I_{L(off2)f}$ see *Table 10: Openload detection* (8V< V_{CC} <18V).

5/

3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)

Figure 34. Maximum turn-off current versus inductance (for each channel)



Note:


Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PC board thermal data

4.1 PowerSSO-24 thermal data


Figure 35. PowerSSO-24 PC board



Note:

Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77 mm x 86 mm, PCB thickness=1.6 mm, Cu thickness=70 mm (front and back side), Copper areas: from minimum pad lay-out to 8 cm²).

Figure 36. R_{thj-amb} vs. PCB copper area in open box free air condition (one channel ON)







Figure 37. PowerSSO-24 thermal impedance junction ambient single pulse (one channel ON)





Equation 5: pulse calculation formula:

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$

Table 15. Thermal parameters

Area/island (cm ²)	Footprint	2	8
R1 = R7 = R9 = R11 (°C/W)	1.2		
R2 = R8 = R10 = R12 (°C/W)	6		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
C1 = C7 = C9 = C11 (W.s/°C)	0.0008		
C2 = C8 = C10 = C12 (W.s/°C)	0.0016		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17


a. The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

5.2 PowerSSO-24 mechanical data






Table 16. PowerSSO-24 mechanical data⁽¹⁾ (2)

Courselle a l		Millimeters	
Symbol	Min.	Тур.	Max.
Α			2.45
A2	2.15		2.35
a1	0		0.1
b	0.33		0.51
С	0.23		0.32
D ₍₃₎	10.10		10.50
E ⁽³⁾	7.40		7.60
е		0.8	
e3		8.8	
F		2.3	
G			0.1
Н	10.1		10.5
h			0.4
k	0°		8°
L	0.6		1
0		1.2	
Q		0.8	
S		2.9	
Т		3.65	
U		1.0	
N			10°
Х	4.1		4.7
Υ	6.5		7.1

^{1.} No intrusion allowed inwards the leads.


5/

^{2.} Flash or bleeds on exposed die pad shall not exceed 0.5 mm per side


^{3. &}quot;D and E" do not include mold flash or protusions. Mold flash or protusions shall not exceed 0.15 mm per side

5.3 **Packing information**

Figure 40. PowerSSO-24 tube shipment (no suffix)



PowerSSO-24 tape and reel shipment (suffix "TR") Figure 41.



VNQ5E160AK-E Order codes

6 Order codes

Table 17. Device summary

Packago	Order codes		
Package	Tube	Tape and reel	
PowerSSO-24	VNQ5E160AK-E	VNQ5E160AKTR-E	

Revision history VNQ5E160AK-E

7 Revision history

Table 18. Document revision history

Date	Revision	Changes
05-Jun-2007	1	Initial release.
17-Mar-2009	2	Document restructured. Updated <i>Table 9: Current sense (8V<v<sub>CC<18V)</v<sub></i> : - added k0, k1, k2, k3, dk1/k1, dk2/k2, dk3/k3, ∆t _{DSENSE2H} parameters values Updated <i>Table 10: Openload detection (8V<v<sub>CC<18V)</v<sub></i> : - added I _{L(off2)r} , I _{L(off2)f} and td_vol parameters Added <i>Figure 9: lout/ Isense vs. lout.</i> Added <i>Figure 10: Maximum current sense ratio drift vs load current</i> Added <i>Section 2.4: Waveforms.</i> Added <i>Section 2.5: Electrical characteristics curves.</i> Updated <i>Chapter 3: Application information</i> : - added <i>Section 3.4: Current sense and diagnostic</i> Added <i>Chapter 4: Package and PC board thermal data</i> : Updated <i>Table 16: PowerSSO-24 mechanical data</i>

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com